Clock Recovery

A physical‑layer mechanism that derives the timing (phase and frequency) used to sample a received serialized digital signal from the signal’s transitions or embedded timing information, enabling correct symbol decisions without a separate reference clock.